Abstract: In this paper we propose a structure dependent method for the systematic design of self-checking error detection circuits which is well adapted to the technical fault model considered. For on-line detection,the hardware is in normal operation mo&,and for testing in test modeJn the test mode.these error detection circuits guarantee a 100 96 fault coverage for single stuck-at-011 faultsund a high fault coverage for arbitrary faults.
Introduction
In [Se 793 it was proposed that the methods of on-line error detection by duplication and comparison, and testing be combined to use the same hardware, but in different operational modes. For on-line detection, the hardware is set in normal operation mode, and for testing, in test mode. These ideas were further developed in [Fu 84, RF 893 and in [So 881. In IFu 841 it is shown, how for an arbitrary prediction function, a selfchecking error detection circuit can be designed which may also be used for exhaustive testing in its test mode. But the method is not adapted to the special structure of the monitored circuit or to specific physical faults. In [So 881, the independent outputs of the monitored combinational circuit are added modulo 2 and only this modified circuit is duplicated, inverted, and compared with the original circuit in normal operation mode and in test mode. But till now for random logic there do not exist systematic built-in self-test methods which are optimally adapted to the fault model and which guarantee, with reasonable costs, a 100% fault coverage for the technical fault model considered. This is true even for the simple stuck-at-0/1 fault model.
As a generalization of [So 881, we propose in this paper a structure dependent method for the systematic design of self-checking error detection circuits which is well adapted to the fault model considered.In the test mode, these error detection circuits guarantee a 100% fault coverage for the single stuck-at-0/1 faults and also provides high fault coverage for other fault models. Instead of the independent outputs in [So 881 in this paper, weakly independent outputs of the monitored circuit are summed modulo 2. Two outputs are weakly independent with respect to a given fault if there exists an input such that in the presence of the fault considered, only one of the outputs is erroneous.
Basic notions and notations
In this paper we consider a combinational circuit fc implementing a function f, f: X+Y with X = (O,l}m,Y = (O,l)n and f = (fl, ..., P), where fi:X+(O,l), i=l, ..., n are m-ary Boolean functions. Physical faults $1, ...,$K such as shortage to ground of one or more lines, shortage of one or of more lines to power supply,broken lines,bridging between lines, and others are modelled by a functional error model. A functional error model F(f) of a circuit fc,which implements the function f with the faults $1. ...,@K, is a set of functions
The function f(i), i=1, ..., K of the error model is the function which fc implements instead of f(0) = f if the To explain this notion we consider the AND-gate of Fig. 1 . The input and the output lines of the AND-gate are numbered fiom 1 to 3.
fault Qi occws [GG 871. By $i j y i = 1,2,3 ;j = 0,l the fault "line i is stuck-at-j" is denoted. If line 1 is fixed at 1,( $11). the faulty AND-gate implements the error function f(1) =1 A x2 = x2. If the line 2 is stuck-at-1, (bl), the error function f(2)=xl~l= x1 is implemented. In case of $31 the error function f(3) = 1 is caused by a stuck-at-1 fault of line 3. If one of the lines 12 or 3 is stuck-at-0. ( $4o,Qso, $60). the faulty AND-gate of Fig. 1 implements the function f(4) = f(5) = f(6) = 0. If we assume that both stuck-at-1 and stuck-at-0 faults may occur, the corresponding functional error model is Fo,J(x~Ax~) = (x1~2.x1,x2,O91). Physical faults sometimes cause combinational circuits to become sequential or to result in oscillating behaviour. In this paper we assume that physical faults may be described by a functional error model consisting of a set of combinational functions. We now introduce the concept of weakly independent outputs of a combinational circuit fc with respect to an error function f(k) corresponding to a physical fault &. (1) The condition given by (1) is satisfied if the number of values fji(k;xk) different ii-om fjqxk) is odd.
For -2, two outputs j l and j2 are weakly independent with respect to f(k) if there exists an Xk E X such that either fj'(k;Xk) # dl(Xk), or d2(k,Xk) # fj2(Xk), but not both.
Outputs are called independent if they are implemented without any common gates. Independent outputs are weakly independent with respect to faults concerning only single gates. Remarks. Because of (2) 
is contained in at least one of the subsets Fi(f), i= 1, ...,L.
In (2) we have not assumed Fi(f) n F$f) = H for i # j. For every output i,O < i I n and f0.r f(k) E F(f) we define X(i;k) by X(i;k) = ( &(x) # P(k;x)) and denote For X'E X(i;k) we have rtx') = $(k;x'). X(i;k) is the set of inputs for which the i-th output of fc, implementing the error function f(k) in case of fault $k, differs from the i-th output of the standard function f. If X(i;k) # 0 then the fault &, which causes fc to implement f(k) instead off, is testable. We assume here that every fault $k, kE ( 1 ...., K), is testable. Let X(il,i2, ..., il;k) be the subset of inputs for which an
. . X(i1, ..., il;k) # 0 implies that the outputs i l , ..., il are weakly independent with respect to the error function f(k) which corresponds to the physical fault &.
For a subset F(f) 2 F j of the error model we determine
..,il;k) + O and 0 otherwise.
Then X(i1, ... il;Fj) is the set of inputs off, such that for every f(k) E Fj there exists an Xk E X(i1 ,...il;Fj) such that and for every Xk E X(i1. ... i1;F)) there exists a €unction f(k;Xk)E F j such that (3) is satisfied. Depending on the control signal on the multiplexer MUX, the circuit is in either test mode, or normal operation mode. In the test mode, the test input generator TIG inputs the test signals simultaneously to fc and gc.If we assume that the test input generator TIG generates an exhaustive test, then every fault $k off, corresponding to an error function f(k) E F(f), f(k)# f, every fault $1 of gc which changes g into g(1) with g(1) # g,and every single stuck-at-0/1 fault of the selfchecking comparator SCC,is detected if all possible correct input combinations are applied to the SCC. In general we do not specify whether the TIG generates an exhaustive, a pseudorandom, a weighted pseudorandom, or a deterministic test. For more specific fault models more specific results may be obtained. In normal operation mode, all single faults are detected when they affect the outputs of fc,gc or SCC for the first time.
Zi(X ) = fk1 (x) e fJi2(x) e... 63 f J i d (x).
--
100% fault coverage for stuck-at-O/l faults
In this section we assume that only single stuck-at-0/1 faults occur and that the weakly independent outputs of fc are determined according to this fault model. For the case of single stuck-at-0/1 faults we show that a 100% fault coverage can be achieved by the method proposed. Thereby we assume that both the circuits fc and gc are testable with respect to every single stuck-at-0/1 fault. The transformation of an arbitrary circuit into a circuit testable with rerspect to every single stuck-at- A SCC with more than four inputs can be implemented in the usual manner as a tree of SCCs with four inputs and two outputs. Thus we have shown that a 100% fault coverage of all single stuck-at-0/1 faults can be achieved by the described method.
In the following we use a SCC with only one output was proposed in [So 811. This is shown in Fig. 3 . An additional input xo changes its value to its opposite value every time-cycle. For the inputs (ai,a'i) E (01,lO) , the outputs of all the XOR-gates which -are directly connected to the inputs a'i,i=l, ..., n, are xo as long as no fault occurs. All multiple stuck-at-0/1 faults of the XOR-gates are detected during normal operation with the exception of a stuck-at-1 fault on the direct output of the SCC. Since only the stuck-at-0 faults on the inputs of the AND-gate and the stuck-at-1 faults of the NOR-gate can be detected during normal operation these AND-and NOR-gates are redundantely designed. The time-delay of this checker is independent on the number of its 2n+l inputs where the number of internal signal lines is n.
In normal operation mode every single stuck-at-0/1 fault is immediately detected the first time if it influences the outputs of fc,gc, or the SCC resp.
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Fault coverage for arbitrary faults
The circuit of Fig. 2 was designed to detect the faults of a specific fault model and is well-suited to this special purpose. Regardless of this fact we now suppose that due to arbitrary faults (not necessarily from the fault model considered till now), the outputs of fc as well as the outputs of & are arbitrarily erroneous with equal probability.
We suppose that the TIG generates an m-dimensional input sequence of length 1. Then the circuit fc outputs an n-dimensional output sequence of length 1 which is rransfonned by modulo 2 additions of the corresponding weakly independent outputs into an K-dimensional sequence of length 1. The circuit also outputs an Kdimensional output sequence of length 1. We now assume that due to an arbitrary fault, each of the principally possible 22K1 output sequences of lenght 1 occurs with ual probability.One of these sequences is correct, a n d 2 K 1 -1 sequences are erroneous. Among the 22K1 sequences are 2K1 sequences for wich we have dj=zi,i=l, ..., K for the entire length 1 of the sequence considered. (he of these sequences is the correct one,and 2K1-1 of them are erroneous, but they can not be detected as erroneous by the circuit of Fig. 2 . Thus 2K1-1 of the 22K1-1 erroneous sequences can not be detected as erroneous, and the probability of not detecting an arbitrarily erroneous sequence of the length 1 due to an arbitrary fault is p " -Since the circuit fc has m binary inputs the lenght 1 (of an exhausive test) is of the order of 2m. For m = 8 and K=2wehavep= 1/2512, and form= 10 andK=2, K is the number of different sets of weakly independent outputs off,. Thus the fault coverage of the proposed methad for arbitrary faults is as good as for the method described in [ZA90]. In the case of signature analysis,where independent of the test length 1, it is only possible to achieve p=2-' using a signature register with r flip-flop elements,the proposed method provides much better fault coverage.
Example
As an example, we consider here the design of a selftesting and self-checking one-bit-adder A. The adder is shown in Fig. 4 . For the sum bits we have s = a @ b e c_ and for the carry out c+ : c+ = a h b v (a b ) A c-, whereas a and b are the We assume that only single stuck-at-0/1 faults can OCCUT. In Fig.4 Then wehaveX(1;$1o) = {abc_= 100, 101, 110, 111) x (1; $10) = X\x(l, $10) = (oO0,001,010,011 ) X(2; $10) = (101) x (2;$10) = Jw2;$10) = aperands and C-denotes the ~arry-in.
--= { oO0,001,010,011, loo, 1 10,111 ) X(1.2; $10) = X(1:$10) n X(2; $10) U z 1 ; $10) n X(2; $10) = {100,110,111) # 0. and the outputs 1 and 2 are weakly independent with respect to $10. In a similar way, it is easy to show that the outputs 1 and 2 are weakly independent with respect to the remaining faults $ij . Since the gates 2,3,4,and 5 influence only one of the outputs, all faults of these gates affect one output only and the outputs 1 and 2 are weakly independent with respect to all the single stuck-at-0/1 faults. Furthermore, this adder A is testable with respect to every single stuck-at-O/l fault.
The outputs 1 and 2 as weakly independent outputs, have to be added modulo 2 and inverted. The additional circuit gc has to implement
The corresponding self-testing and seIf4ecking adder is shown in Fig.5 . The implementation of gc in Fig.5 Paper 15.4
